Skip to content
- Added a proper RISC-V EEI called the "JZJCore EEI"
- Remove unneeded instruction encoding checking to improve JZJCoreF performance (while still adhering to the RISC-V and JZJCore EEI specs)
- Applied Quartus optimizations which on my EP4CE6E22C8N allows for an Fmax of almost 41MHz for the slow high temperature model, and an Fmax of nearly 100MHz for the fast 0 degree model!